

Document Title

128M: 8M x 16 Mobile SDRAM

Revision History

Revision No.	Date	History
0.0	Jun 4, 2007	Initial Draft
0.1	Nov 8, 2007	- Table9 Operating AC Parameter updated for setup & hold time
		- Table9 Operating AC Parameter updated for tWR
		- Table2 Bonding Pad Location and Identification table deleted
		- Signal names unified to /CK, /CS, /RAS, /CAS, /WE respectively (Ex.) CK#, CK, CKB unified to /CK
		- Release date for Revision 0.0 corrected

- IDD6 value in Table 6 & Table 13 modified

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial CooperationB/D, 301-1 Yeon-Dong, Jeju-Do, Korea Zip Code : 690-717 Tel : +82-64-740-1700 Fax : +82-64-740-1750 / Homepage : www.emlsi.com

The attached datasheets provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.



Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

128M : 8M x 16bit Mobile SDRAM

FEATURES

- \cdot 1.8V power supply.
- \cdot LVCMOS compatible with multiplexed address.
- \cdot Four banks operation.
- \cdot MRS cycle with address key programs.
- CAS latency (1, 2 & 3).
- · Burst length (1, 2, 4, 8 & Full page).
- · Burst type (Sequential & Interleave).
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation.
- EMRS cycle with address key programs. • PASR(Partial Array Self Refresh).
- DS (Driver Strength)
- Internal auto TCSR
- (Temperature Compensated Self Refresh)
- · Deep power-down(DPD) mode.
- · DQM for masking.
- · Auto refresh.
- · 64ms refresh period (4K cycle).
- \cdot Extended Temperature Operation (-25 $^\circ\!\!\mathbb{C}$ ~ 85 $^\circ\!\!\mathbb{C}$).

GENERAL DESCRIPTION

This EM series is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,098,152 words by 16bits, fabricated with EMLSI's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

Table 1: ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
EM828164PA-60	166Mz(CL3), 111Mz(CL2)		
EM828164PA-75	133Mz(CL3), 83Mz(CL2)	LVCMOS	Wafer Biz.
EM828164PA-90	111Mb/(CL3), 66Mb/(CL2)		

NOTE :

^{1.} EMLSI are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in emlsi electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.



Preliminary EM828164PA

128M: 8M x 16 Mobile SDRAM


Table 2: Pad Description

Symbol	Туре	Descriptions
CLK	Input	Clock : CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable : CKE activates(HIGH) and deactivates(LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation(all banks idle), ACTIVE POWER-DOWN(row ACTIVE in any bank), DEEP POWER-DOWN (all banks idle), or CLOCK SUS-PEND operation(burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
/CS	Input	Chip Select : /CS enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when /CS is registered HIGH. /CS provides for external bank selection on systems with multiple banks. /CS is considered part of the command code.
/RAS, /CAS, /WE	Input	Command Inputs: /CAS, /RAS, and /WE(along with /CS) define the command being entered.
LDQM, UDQM	Input	Input/Output Mask : DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) during a READ cycle. LDQM corresponds to DQ0-DQ7, UDQM corresponds to DQ8-DQ15. LDQM and UDQM are considered same state when referenced as DQM.
BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRE- CHARGE command is being applied. These balls also select between the mode register and the extended mode register.
A0 - A11	Input	Address Inputs: A0-A11 are sampled during the ACTIVE command(row address A0-A11) and READ/ WRITE command(column-address A0-A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to deter- mine if all banks are to be precharged(A10 HIGH) or bank selected by BA0, BA1(LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ0-DQ15	I/O	Data Bus: Input / Output
VDD	Supply	Power Supply
VSS	Supply	Ground
VDDQ	Supply	I/O Power Supply
VSSQ	Supply	I/O Ground




Device Operation

Simplified State Diagram





FUNCTIONAL BLOCK DIAGRAM



Electrical Specifications

Table 3: ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} ,V _{OUT}	-0.5 ~ 2.5	V
Voltage on $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize DDQ}}$ supply relative to $V_{\mbox{\scriptsize SS}}$	V _{DD} , V _{DDQ}	-0.5 ~ 2.5	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1.0	W
Short circuit current	I _{OS}	50	mA

NOTE :

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

Table 4: DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to $V_{SS} = 0V$, $T_A = -25^{\circ}C \sim 85^{\circ}C$ for Extended)

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Supply voltage	V _{DD}	1.7	1.8	1.95	V	1
Supply voltage	V _{DDQ}	1.7	1.8	1.95	V 1 V 2 V 3	
Input logic high voltage	V _{IH}	0.8 x V _{DDQ}	1.8	V _{DDQ} + 0.3	V	2
Input logic low voltage	V _{IL}	-0.3	0	0.3	V	3
Output logic high voltage	V _{OH}	0.9 x V _{DDQ}	-	-	V	I _{OH} = -0.1mA
Output logic low voltage	V _{OL}	-	-	0.1 x V _{DDQ}	V	I _{OL} = 0.1mA
Input leakage current	ILI	-2	-	2	μA	4

NOTE :

1. Under all conditions, VDDQ must be less than or equal to VDD.

2. VIH (max) = 2.2V AC. The overshoot voltage duration is $\,\leq\,$ 3ns.

3. VIL (min) = -0.1V AC. The undershoot voltage duration is $\,\leq\,$ 3ns.

4. Any input $0V \le VIN \le VDDQ$

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

5. Dout is disabled, $0V \leq VOUT \leq VDDQ$.

Table 5: CAPACITANCE (V_{DD} = 1.8V, T_A = 23 °C, f=1Mb, Vref = 0.9V ± 50mV)

Pin	Symbol	Min	Мах	Unit	Note
Clock	C _{CLK}	1.5	3.5	pF	
/RAS, /CAS, /WE, /CS, CKE, DQM	C _{IN}	1.5	3.0	pF	
Address	C _{AD0}	1.5	3.0	pF	
DQ0 ~ DQ15	C _{OUT}	2.0	4.5	pF	



Table 6: DC CHARACTERISRICS

Recommended operating conditions (Voltage referenced to $V_{SS} = 0V$, $T_A = -25^{\circ}C \sim 85^{\circ}C$ for Extended)

Demonster	Cumula al	Test Com			Version		L Incid
Parameter	Symbol	Test Cond	aition	-60	-75	-90	Unit
Operating Current (One Bank Active)	I _{DD1}	$\begin{array}{l} \text{Burst length} = 1 \\ \text{tRC} \geq \text{tRC}(\text{min}) \\ \text{lo} = 0\text{mA} \end{array}$		50	40	35	mA
Precharge Standby Cur-	I _{DD2P}	$CKE \le VIL(max), tcc = 10ns$			0.3		
rent in power-down mode	I _{DD2PS}	CKE & CLK \leq VIL(max), tcc =	= ∞		mA		
Precharge Standby Cur-	I _{DD2N}	$CKE \ge VIH(min), /CS \ge VIH(min)$			10		
mode	de I_{DD2NS} CKE \geq VIH(min), CLK \leq VIL(max), tcc = ∞ Input signals are stableve Standby Current I_{DD3P} CKE \leq VIL(max), tcc = 10ns						- mA
Active Standby Current			mA				
in power-down mode	= ∞						
Active Standby Current in non power-down mode	I _{DD3N}	$CKE \ge VIH(min), /CS \ge VIH(min)$		20		mA	
Precharge Standby Cur- ent in non power-down hode IDD active Standby Current in power-down mode IDD active Standby Current in non power-down mode One Bank Active) IDD Deperationg Current Burst Mode) IDD	I _{DD3NS}	$\label{eq:cke} \begin{array}{l} CKE \geq VIH(min), CLK \leq VIL \\ \\ Input \ signals \ are \ stable \end{array}$			mA		
Operationg Current (Burst Mode)	I _{DD4}	lo = 0mA Page burst 4banks activated tCCD = 2clks		80	80	45	mA mA
Refresh Current	I _{DD5}	$tRFC \ge tRFC(min)$		90	90	85	mA
			TCSR Range	45* ¹		85	°C
Self Refresh Current	I _{DD6}	CKE ≤ 0.2v	Full Array	120		200	
	טעעי		1/2 of Full Array	120		160	μΑ
			100		140		
Deep Power Down Current	I _{DD8}	$CKE \le 0.2v$			10		μΑ

NOTE :

1. It has \pm 5 °C tolerance.

2. Refresh period is 64ms.

3. Internal TCSR can be supported. In extended Temp : 45°C/Max 85°C

4. DPD (Deep Power Down) function is an optional feature and it will be enabled upon request.

Please contact EMLSI for more information. 5. Unless otherwise noted, input swing level is CMOS (VIH/VIL=VDDQ/VSSQ)



Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

Table 7: AC OPERATING TEST CONDITIONS

(V_{DD} = 1.7V ~ 1.95V, T_A = -25°C~ 85°C for Extended)

Parameter	Value	Unit	Note
AC input levels(Vih/Vil)	0.8 $ imes$ V _{DDQ} / 0.2 $ imes$ V _{DDQ}	V	
Input timing measurement reference level	$0.5 imes V_{ t DDQ}$	V	
Input rise and fall time	1.0	V/ns	
Output timing measurement reference level	$0.5 imes V_{ ext{DDQ}}$	V	
Output load condition	See Figure 2		




Figure 1. DC Output Load Circuit

Figure 2. AC Output Load Circuit



Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

Table 8: OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Denomotor		Sym-	-6	0	-7	5	-9	0	11	Nata
Parameter		bol	Min	Мах	Min	Max	Min	Max	Unit	Note
DQ output access time from CLK		t _{AC}		5.4		5.4		7.0	ns	1,2
Clock high-level width		t _{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	3
Clock low-level width		t _{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	3
Clock half period		t _{HP}	min (t _{CL} ,t _{CH})		min (t _{CL} ,t _{CH})		min (t _{CL} ,t _{CH})		ns	
Clock cycle time	CL = 3	t _{CK}	6		7.5		9		ns	1
	CL = 2	*CK	9		12		15		ns	
DQ input setup time		t _{DS}	2.5		2.5		2.5		ns	
DQ input hold time	t _{DH}	1.0		1.0		1.0		ns		
Address input setup time	t _{AS}	2.5		2.5		2.5		ns	3	
Address input hold time	Address input hold time				1.0		1.0		ns	3
DQ low-impedance time from CLK	t _{LZ}	1.0		1.0		1.0		ns	2	
DQ high-impedance time from CLK	t _{HZ}		6.0		6.0		7.0	ns		
MODE REGISTER SET command period	t _{MRD}	2		2		2		t _{CK}		
CKE hold time	^t скн	1		1		1		ns		
CKE setup time		t _{CKS}	1.5		1.5		2.5		ns	
/CS, /RAS, /CAS, /WE, DQM hold time		t _{CMH}	1.0		1.0		1.0		ns	
/CS, /RAS, /CAS, /WE, DQM setup time		t _{CMS}	2.5		2.5		2.5		ns	
Data-out hold time		t _{OH}	2.5		2.5		2.5		ns	2
ACTIVE to PRECHARGE command period		t _{RAS}	50	100,000	50	100,000	50	100,000	ns	4
ACTIVE to ACTIVE command period		t _{RC}	72.5		72.5		74		ns	4
AUTO REFRESH to ACTIVE / AUTO REFRESH command perio	od	t _{RFC}	80		80		90		ns	7
ACTIVE to READ or WRITE delay		t _{RCD}	22.5		22.5		24		ns	4
PRECHARGE command period		t _{RP}	18		22.5		24		ns	4
ACTIVE bank A to ACTIVE bank b delay		t _{RRD}	2		2		2		t _{CK}	4
READ/WRITE command to READ/WRITE command			1		1		1		t _{CK}	
WRITE recovery time			15		15		15		ns	5
Auto precharge write recovery + precharge	time	t _{DAL}	t _{WR+} t _{RP}		t _{WR+} t _{RP}		t _{WR+} t _{RP}			
Self refresh exit to next valid command dela	ay	t _{XSR}	90		112.5		120		ns	
Exit power down to next valid command de	lay	t _{XP}	t _{CK} +t _{CKS}		t _{CK} +t _{CKS}		t _{CK} +t _{CKS}			



Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

NOTE :

- 1. Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
 - If tr & tf is longer than 1ns, transient time compensation should be considered. i.e., [(tr + tf)/2-1]ns should be added to the parameter.
- 1. The ininium number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 5. Minimum delay is required to completed write.
- 6. Maximum burst refresh cycle : 8
- 7. All parts allow every cycle column address change.

Functional Description

In general, the 128Mb SDRAMs (2 Meg x 16 x 4 banks) are quad-bank DRAMs that operate at 1.8V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x16's 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A11 select the row). The address bits (A0-A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power should be applied to VDD and VDDQ simultaneously. Once the power is applied to VDD and VDDQ, and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a DESELECT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, DESE-LECT or NOP commands should be applied.

Once the 100μ s delay has been satisfied with at least one DESELECT or NOP command having been applied, a PRE-CHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO refresh cycles must be performed. After the AUTO refresh cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.



Mode Register Definition

In order to achieve low power consumption, there are two mode registers in the mobile component, mode register and extended mode register. The mode register defines the specific mode of operation of the SDRAM, including burst length, burst type, CAS latency, operating mode, and write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, A7 and A8 specify the operating mode, A9 specifies the write burst mode. A10 and A11 should be set to zero. BA0 and BA1 should be set to zero to prevent extended mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMI-NATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3.

The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address.

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to one, two, or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by setting A7 and A8 to zero; the other combinations of values for A7 and A8 are reserved for future use and/or test modes. The programmed burst length applies to both read and write bursts. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When A9 = 0, the burst length programmed via A0-A2 applies to both READ and WRITE bursts; when A9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.



Extended Mode Register

The extended mode register controls functions specific to low power operation. These additional functions include drive strength, temperature compensated self refresh, and partial array self refresh.


This device has default values for the extended mode register (if not programmed, the device will operate with the default values . PASR = Full Array, DS = Full Drive).

Temperature Compensated Self Refresh

On this version of the Mobile SDRAM, a temperature sensor is implemented for automatic control of the self refresh oscillator on the device. Programming of the temperature compensated self refresh (TCSR) bits will have no effect on the device. The self refresh oscillator will continue refresh at the factory programmed optimal rate for the device temperature.

Partial Array Self Refresh

For further power savings during SELF REFRESH, the PASR feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. Low Power SDRAM supports 3 kinds of PASR in self refresh mode : Full Array, 1/2 of Full Array and 1/4 of Full Array



Output Driver Strength

Because the Mobile SDRAM is designed for use in smaller systems that are mostly point to point, an option to control the drive strength of the output buffers is available. Drive strength should be selected based on the expected loading of the memory bus. Bits A5 and A6 of the extended mode register can be used to select the driver strength of the DQ outputs.



128M: 8M x 16 Mobile SDRAM

Table 9: Mode Register Field Table to Program modes

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A11 ~ A10/AP	A9	A8	A7	A6 A5 A4		A3	A2	A1	A0	
Function	"0" Setting for Normal MRS	RFU ^{*1}	W.B.L		Operating Mode		S Later	псу	BT	E	Burst Lenç	gth


NOTE :

1. RFU(Reserved for future use) should stay "0" during MRS cycle.

Table 10: Normal Mode

	Ор	erating Mode		CA	S Lat	tency		Burst	Туре	Burst Length					
A 8	A7	Туре	A6	A5	A4	Latency	A3	АЗ Туре		A2	A 1	A0	BT=0	BT=1	
0	0	Mode Register Set	0	0	0	Reserved	0	0 Sequential			0	0	1	1	
0	1	Reserved	0	0	1	1	1 Interleave			0	0	1	2	2	
1	0	Reserved	0	1	0	2	Mode Select			0	1	0	4	4	
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8	
	Writ	e Burst Length	1	0	0	Reserved				1	0	0	Reserved	Reserved	
A9		Length	1	0	1	Reserved	0	0	Setting for Normal	1	0	1	Reserved	Reserved	
0		Burst	1	1	0	Reserved		0	MRS	1	1	0	Reserved	Reserved	
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved	

Mode Register Set



NOTE :

MRS can be issued only at all bank precharge state.
Minimum tRP is required to issue MRS command.



Table 11: Register Programmed with Extended MRS

Address	BA1	BA0	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode	Select	I	RFU ^{*1}				S	RF	U ^{*1}	PASR		

NOTE :

1. RFU(Reserved for future use) should stay "0" during MRS and EMRS cycle.

Table 12: EMRS for PASR(Partial Array Self Refresh) & DS(Driver Strength)

		Mode Sele	ct		Driver	gth				PASR					
BA1	BA0		MODE		MODE		MODE				Driver trength	A2	A1	A0	Size of Refreshed Array
0	0	No	rmal MRS	nal MRS		0 0 Full		0	0	0	Full Array				
0	1	R	Reserved		0	1		1/2	0	0	1	1/2 of Full Array			
1	0	EMRS	EMRS for SDRAM			0		1/4	0	1	0	1/4 of Full Array			
1	1	R	Reserved		1	1	1/8		0	1	1	Reserved			
			Reserved A	Addres	SS				1	0	0	Reserved			
A11~A	10/AP	A9	A8		47	A4	L	A3	1	0	1	Reserved			
	0	0	0		0	0		0	1	1	0	Reserved			
	U	U	0		U	0			1	1	1	Reserved			

EM828164PA

128M: 8M x 16 Mobile SDRAM

Table 13: Internal Temperature Compensated Self Refresh (TCSR)

Tomporaturo Panga	S	Unit				
Temperature Range	Full Array	1/2 of Full Array	1/4 of Full Array	Unit		
Max 85 ℃	200	160	140			
Max 45 ℃	120	120	100	μA		

NOTE :

1. In order to save power consumption, Low power SDRAM includes the internal temperature sensor and control units to control the

self refresh cycle automatically according to the two temperature range : Max 85 $^\circ$ C, Max 45 $^\circ$ C. 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCRS is ignored.

3. It has +/- 5 $\,^\circ\!\!\mathbb{C}$ tolerance.

BURST SEQUENCE

Table 14: BURST LENGTH = 2

Initial Address	Sogu	ontial	Interleave					
A0	Sequ	ential						
0	0	1	0	1				
1	1	0	1	0				

Table 15: BURST LENGTH = 4

Initial A	ddress		Sequ	ontial		Interleave							
A1	A0		Sequ	entiai			interieave						
0	0	0	1	2	3	0	1	2	3				
0	1	1	2	3	0	1	0	3	2				
1	0	2	3	0	1	2	3	0	1				
1	1	3	0	1	2	3	2	1	0				

Table 16: BURST LENGTH = 8

Initi	Initial Address			Sequential									Interleave								
A2	A1	A0		Sequential									interieave								
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7			
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6			
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5			
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4			
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3			
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2			
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1			
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0			



Commands

DESELECT

The DESELECT function(/CS HIGH) prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (/CS is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE REGISTER

The mode register is loaded via inputs A0-A11, BA0, BA1. The LOAD MODE REGISTER and LOAD EXTENDED MODE REGISTER commands can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

The values of the mode register and extended mode register will be retained even when exiting deep power-down.

ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQ subject to the logic level on the DQM inputs 2 clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQ will be High-Z two clocks later; if the DQM signal was registered LOW, the DQ will provide valid data.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the CASe where only 1 bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.



AUTO PRECHARGE

AUTO PRECHARGE is a feature which performs the same individual-bank precharge function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

AUTO PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time.


BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated.

AUTO REFRESH

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to /CAS BEFORE-/RAS (CBR) refresh in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum tRP has been met after the PRECHARGE command.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The 128Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms (tREF). Providing a distributed AUTO REFRESH command every 15.625 μ s will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (tRFC), once every 64ms.






SELF REFRESH

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down, as long as power is not completely removed from the SDRAM. When in the self refresh mode, the SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care" with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own auto refresh cycles. The SDRAM must remain in self refresh mode for a minimum period equal to tRAS and may remain in self refresh mode for an indefinite period beyond that.




DEEP POWER-DOWN

The operating mode deep power-down achieves maximum power reduction by eliminating the power of the whole memory array of the device. Array data will not be retained once the device enters deep power-down mode. This mode is entered by having all banks idle then /CS and /WE held LOW with /RAS and /CAS held HIGH at the rising edge of the clock, while CKE is LOW. This mode is exited by asserting CKE HIGH.



Operations Bank/Row Activation

The Bank Activation command is issued by holding /CAS and /WE high with /CS and /RAS low at the rising edge of the clock(CLK). The SDRAM has four independent banks, so two bank select addresses(BA0, BA1) are required. The Bank Activation command must be applied before any READ or WRITE operation is executed. The delay from the Bank Activation command to the first READ or WRITE command must meet or exceed the minimum of /RAS to /CAS delay time(tRCD min). Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank. The minimum time interval between interleaved Bank Activation commands(Bank A to Bank B and vice versa) is the Bank to Bank delay time(tRRD min).






Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM


READs

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ comand. Each subsequent dataout element will be valid by the next positive clock edge. Upon completion of a burst, assuming no other comands have been initiated, the DQ will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.) Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either CASe, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one.






Read Interrupted by a Read < Burst Length=4, CAS Latency = 2 >



The DQM input is used to avoid I/O contention. The DQM signal must be asserted (HIGH) at least 2 clocks prior to the WRITE command (DQM latency is 2 clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQ will go High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE.


The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked.






WRITEs


Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank or each subsequent WRITE may be performed to a different bank.



Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a READ command. Once the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued tWR after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a tWR of at least one clock plus time, regardless of frequency.




Write Interrupted by a Write < Burst Length = 4 >






In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.



In the CASe of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts. Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMI-NATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command.




Write Interrupted by a Precharge & DQM < Burst Length = 4 >




PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the CASe where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.



Read with Auto Precharge < Burst Length = 4, CAS Latency = 2 >

Write with Auto Precharge < Burst Length = 4 >







Power-Down

Power-down occurs if CKE is registered LOW coincident with a NOP or DESELECT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode.

The power-down state is exited by registering a NOP or DESELECT and CKE HIGH at the desired clock edge (meeting tCKS).







Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

Table 17: SIMPLIFIED TRUTH TABLE

(V=Valid, X =Don't care, H=Logic High, L=Logic Low)

CC	OMMAND		CKEn-1	CKEn	/CS	/RAS	/CAS	/WE	DQM	BA0, 1	A10/AP	A11 A9 ~ A0	Note
Register	Mode Regis	ster Set	н	Х	L	L	L	L	х	OP CODE			1, 2
	Auto Refres	sh		Н					v				3
Refresh		Entry	H	L	L	L	L	П	~		~	A9 ~ A0 DE	3
Refresh	Self Refresh	F			L	Н	Н	н	v		V		3
		Exit	L	Н	Н	х	х	Х			~		3
Bank Active & Ro	w Addr.		Н	Х	L	L	Н	н	Х	V	Row A	ddress	
Read &	Auto Precha	arge Disable								.,	L	P A9 ~ A0 DE DE Column Address (A0~A8) Column Address (A0~A8) Column Address (A0~A8)	4
Column Address	Auto Precha	arge Enable	H	Х	L	Н	L	н	Х	V	Н		4, 5
Write &	Auto Precha	arge Disable					_				L	Address Column Address (A0~A8) Column Address (A0~A8)	4
Column Address	Auto Precha	arge Enable	H	Х	L	Н	L	L	Х	V	н		4, 5
		Entry	Н	L	L	н	н	L	х			Column Address (A0~A8) Column Address (A0~A8)	
Deep Power dowr	٦	Exit	L	Н	Н	х	х	х	Х		X		
			Н	Х	L	н	н	L	Х		Х		6
Drachanna	Bank Selec	Bank Selection		×					v	V	L	V	
Precharge	All Banks		п	X	L	L	п		~	Х	н	A9 ~ A0 DE Address (A0~A8) Column Address (A0~A8) Column Address (A0~A8)	
		E atm /		-	н	х	х	Х	v	Х		Column Address (A0~A8) Column Address (A0~A8)	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $													
Active Power Dov	vn	Evit		ц	Н	х	х	Х	v				
		EXIL	L	п	L	н	Н	н	^			Column Address (A0~A8) Column Address (A0~A8)	
		Entry	н	L	Н	х	х	Х	v	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
Precharge Power	Down	Entry	п	L	L	н	Н	HHXXXXXXXVRow AddressXHHXVRow AddressALHXVLColumn AddressALLXVHColumn AddressALLXVHColumn AddressAHLXVLColumn AddressAHLXYHAHLXXXXHLXXXXHLXXXXHLXXXXHHXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXXIIXXXX <t< td=""><td></td></t<>					
Mode		Exit	L	Н	Н	х	х	Х	v		^	Column Address (A0~A8) Column Address (A0~A8)	
			L		L	н	Н	Н					
DQM			Н			Х			V		Х		7
No Operation Cor	nmand(NOP)	н	х	Н	х	Х	Х	x		x		
	No Operation Command(NOP)			^	L	Н	Н	н		^			

NOTE :

1. OP Code : Operand Code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)
EMRS/MRS can be issued only at all banks precharge state. A new command can be issued 2 CLK cycles after EMRS or MRS.
Auto refresh functions are the same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. Partial self refresh can be issued only at all banks precharge state.

4. BA0 ~BA1 : Bank select addresses.


 During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

Burst stop command is valid at every burst length.
DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2CLK cycles. (Read DQM latency is 2).



Timing Diagrams


Basic Timing (Setup, Hold and Access Time @ BL=2, CL=2)





Preliminary EM828164PA 128M: 8M x 16 Mobile SDRAM

Power up & Initialization Sequence




Notees: 1. PRE = PRECHARGE command, MRS = LOAD MODE REGISTER command, AR = AUTO REFRESH command ACT = ACTIVE command, RA = Row address, BA = Bank address

- 2. NOP or DESELECT commands are required for at least 100us.
- 3. Other valid commands are possible.
- 4. NOPs or DESELECTs are required during this time.




Mode Register Set



Note : Power & Clock must be stable for 100us before precharge all banks




Powerdown Mode



Note 1 Violating refresh requirements during power-down may result in a loss of data.




Clock Suspend Mode



Note 1 For this example, BL=2, CL=3 and auto precharge is disabled.




READ with Auto Precharge (@ BL=4, CL=2)



Note 1 The row active command of the precharged bank can be issued after tRP from this point.




WRITE with Auto Precharge (@ BL=4)



Note 1 The row active command of the precharged bank can be issued after tRP from this point.



READ Interrupted by Precharge (@ BL=4, CL=2)




When a burst Read command is issued to a SDRAM, a Precherge command may be issued to the same bank before the Read burst is complete. The following functionality determines when a Precharge command may be given during a Read burst and When a new Bank Activate command may be issued to the same bank.

1. For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be given on the rising clock edge which is CL clock cycles before the end of the Read burst where CL is the CAS Latency. A new Bank Activate command may be issued to the same bank after tRP(RAS Precharge time).

2. When a Precharge command interrupts a Read burst operation, the Precharge command may be given on the rising clock edge which is CL clock cycles before the last data from the interrupted Read burst where CL is the CAS Latency. Once the last data word has been output, the output buffers are tristated. A new Bank Activate command may be issued to the same bank after tRP.




READ Interrupted by a WRITE (@ BL=4, CL=2)






READ Interrupted by READ (@ BL=4, CL=2)





WRITE followed by Precharge (@ BL=4)






.0 .2 3 4 5 6 . 9 ,10 1 7 .8 CLK ^tCH ^tCL t_{CK} . . HIGH CKE 1 /CS /RAS 1 1 1 1 ł /CAS į ÷ 1 i i 1 1 BAa BA0,BA1 BAa Квар Квас i ł 1 1 1 1 1 ì A10/AP 1 1 1 1 1 1 1 ADDR (Ca) Cb Cc 1 1 1 1 1 1 1 /WE 1 ł 1 t_{WR} Da0 Da1 Da2 Da3 Db0 Dc0 Dc1 Dc2 DQ Dc3 1 1 ł ı 1 1 DQM 1 ī t_{CCD} 1 1 PRE WRITE COMMAND WRITE (WRITE)

WRITE Interrupted by Precharge & DQM (@ BL=4)




WRITE Interrupted by a READ (@ BL=4, CL=2)






DQM Function (@BL=8) for write






DQM Function (@BL=8, CL=2) for read






Single WRITE - Without Auto Precharge





Single WRITE - With Auto Precharge






CLK		2 3 4	.5 .6 .7	.8 9	10
CKE		^t ск	HIGH		
/CS					
/RAS					
/CAS					
BA0,BA1	BAa	BAb	BAb	· · ·	
A10/AP					
ADDR	Ra	Rb Ca	Ср		
/WE		· · · · ·			
DQ	1 1 1 1 1 1 1 1 1 1 1 1		Qa0 Qa1	Qb0 Qb1	
DQM					
COMMAND	CTIVE	CTIVE (READ)	READ		
			I I I I I I I I I I I I I I I I I I I I I I I I		

Multi Bank Interleaving READ (@ BL=2, CL=2)




Multi Bank Interleaving WRITE (@ BL=2)





READ - Full_Page Burst





WRITE - Full_Page Burst

